

FORM PTO-1390
(REV. 11-2000)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTORNEY'S DOCKET NUMBER

TRANSMITTAL LETTER TO THE UNITED STATES
DESIGNATED/ELECTED OFFICE (DO/EO/US)
CONCERNING A FILING UNDER 35 U.S.C. 371

367.40342X00 filed 07/13/01

U.S. APPLICATION NO. (If known, see 37 CFR 1.5)

09/889232

INTERNATIONAL APPLICATION NO.

INTERNATIONAL FILING DATE

PRIORITY DATE CLAIMED

PCT/GB00/00161

15 January 1999 (15.01.99)

15 January 1999 (15.01.99)

TITLE OF INVENTION INTERFACE

APPLICANT(S) FOR DO/EO/US HERIBERT LINDLAR; MARKUS SCHETELIG; PAUL BURGESS, OLAF JOERESSEN

Applicant herewith submits to the United States Designated/Elected Office (DO/EO/US) the following items and other information:

1. ☒ This is a **FIRST** submission of items concerning a filing under 35 U.S.C. 371.
2. ☐ This is a **SECOND** or **SUBSEQUENT** submission of items concerning a filing under 35 U.S.C. 371.
3. ☐ This is an express request to begin national examination procedures (35 U.S.C. 371(f)). The submission must include items (5), (6), (9) and (21) indicated below.
4. ☒ The US has been elected by the expiration of 19 months from the priority date (Article 31).
5. ☒ A copy of the International Application as filed (35 U.S.C. 371(c)(2))
 - a. ☐ is attached hereto (required only if not communicated by the International Bureau).
 - b. ☒ has been communicated by the International Bureau.
 - c. ☐ is not required, as the application was filed in the United States Receiving Office (RO/US).
6. ☒ An English language translation of the International Application as filed (35 U.S.C. 371(c)(2)).
 - a. ☐ is attached hereto.
 - b. ☐ has been previously submitted under 35 U.S.C. 154(d)(4).
7. ☐ Amendments to the claims of the International Application under PCT Article 19 (35 U.S.C. 371(c)(3))
 - a. ☐ are attached hereto (required only if not communicated by the International Bureau).
 - b. ☐ have been communicated by the International Bureau.
 - c. ☐ have not been made; however, the time limit for making such amendments has NOT expired.
 - d. ☐ have not been made and will not be made.
8. ☐ An English language translation of the amendments to the claims under PCT Article 19 (35 U.S.C. 371 (c)(3)).
9. ☐ An oath or declaration of the inventor(s) (35 U.S.C. 371(c)(4)).
10. ☐ An English language translation of the annexes of the International Preliminary Examination Report under PCT Article 36 (35 U.S.C. 371(c)(5)).

Items 11 to 20 below concern document(s) or information included:

11. ☐ An Information Disclosure Statement under 37 CFR 1.97 and 1.98.
12. ☐ An assignment document for recording. A separate cover sheet in compliance with 37 CFR 3.28 and 3.31 is included.
13. ☒ A **FIRST** preliminary amendment.
14. ☐ A **SECOND** or **SUBSEQUENT** preliminary amendment.
15. ☐ A substitute specification.
16. ☒ A change of power of attorney and/or address letter.
17. ☐ A computer-readable form of the sequence listing in accordance with PCT Rule 13ter.2 and 35 U.S.C. 1.821 - 1.825.
18. ☐ A second copy of the published international application under 35 U.S.C. 154(d)(4).
19. ☐ A second copy of the English language translation of the international application under 35 U.S.C. 154(d)(4).
20. ☒ Other items or information:

International Publication No. WO00/42744

PCT Request Form

International Search Report

International Preliminary Examination Report

Figs. Table 1-2, 1a-1c, 2a-2c, 3, 4a-4b

U.S. APPLICATION NO. (if known, see 37 CFR 1.55) 09/889232		INTERNATIONAL APPLICATION NO. PCT/GB00/00161		ATTORNEY'S DOCKET NUMBER 367.40342X00	
--	--	---	--	--	--

21. <input checked="" type="checkbox"/> The following fees are submitted: BASIC NATIONAL FEE (37 CFR 1.492 (a) (1) - (5)): Neither international preliminary examination fee (37 CFR 1.482) nor international search fee (37 CFR 1.445(a)(2)) paid to USPTO and International Search Report not prepared by the EPO or JPO \$1000.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but International Search Report prepared by the EPO or JPO \$860.00 International preliminary examination fee (37 CFR 1.482) not paid to USPTO but international search fee (37 CFR 1.445(a)(2)) paid to USPTO \$710.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO but all claims did not satisfy provisions of PCT Article 33(1)-(4) \$690.00 International preliminary examination fee (37 CFR 1.482) paid to USPTO and all claims satisfied provisions of PCT Article 33(1)-(4) \$100.00 ENTER APPROPRIATE BASIC FEE AMOUNT =				CALCULATIONS PTO USE ONLY	
				\$	860.00
Surcharge of \$130.00 for furnishing the oath or declaration later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(e)).				\$	0.00
CLAIMS	NUMBER FILED	NUMBER EXTRA	RATE	\$	
Total claims	27 -20 =	7	x \$18.00	\$	126.00
Independent claims	5 -3 =	2	x \$80.00	\$	160.00
MULTIPLE DEPENDENT CLAIM(S) (if applicable)				\$	0.00
TOTAL OF ABOVE CALCULATIONS =				\$	1,146.00
<input type="checkbox"/> Applicant claims small entity status. See 37 CFR 1.27. The fees indicated above are reduced by 1/2.				\$	0.00
SUBTOTAL =				\$	1,146.00
Processing fee of \$130.00 for furnishing the English translation later than <input type="checkbox"/> 20 <input type="checkbox"/> 30 months from the earliest claimed priority date (37 CFR 1.492(f)).				\$	0.00
TOTAL NATIONAL FEE =				\$	1,146.00
Fee for recording the enclosed assignment (37 CFR 1.21(h)). The assignment must be accompanied by an appropriate cover sheet (37 CFR 3.28, 3.31). \$40.00 per property +				\$	0.00
TOTAL FEES ENCLOSED =				\$	1,146.00
				Amount to be refunded:	\$
				charged:	\$

a. ☐ A check in the amount of \$ _____ to cover the above fees is enclosed.

b. ☐ Please charge my Deposit Account No. _____ in the amount of \$ _____ to cover the above fees.
A duplicate copy of this sheet is enclosed.


c. ☒ The Commissioner is hereby authorized to charge any additional fees which may be required, or credit any
overpayment to Deposit Account No. 01-2135. A duplicate copy of this sheet is enclosed.

d. ☒ Fees are to be charged to a credit card. **WARNING:** Information on this form may become public. **Credit card
information should not be included on this form.** Provide credit card information and authorization on PTO-2038.

NOTE: Where an appropriate time limit under 37 CFR 1.494 or 1.495 has not been met, a petition to revive (37 CFR
1.137 (a) or (b)) must be filed and granted to restore the application to pending status.

SEND ALL CORRESPONDENCE TO:

Donald E. Stout
 Antonelli, Terry, Stout & Kraus, LLP
 1300 North Seventeenth Street
 Suite 1800
 Arlington, VA 22209



 SIGNATURE

 Donald E. Stout

 NAME

 26,422

 REGISTRATION NUMBER

09/889232

Rec'd PCT/PTO 13 JUL 2001

367.40342X00
PAT 99401US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Heribert LINDLAR et al
Serial No.: To Be Assigned
Filed: July 13 2001
(Concurrently Herewith)
For: INTERFACE
Art Unit: To Be Assigned
Examiner:

PRELIMINARY AMENDMENT

Assistant Commissioner
for Patents
Washington, D. C. 20231

July 13 2001

Sir:

Prior to examination of the above-identified application, please amend the claims as follows:

IN THE SPECIFICATION:

A Substitute Specification and a marked up version showing the changes made thereto is submitted herewith.

Also submitted herewith is a marked up version of the changes made to the claims.

IN THE CLAIMS:

Please amend the claims as follows

1. (Amended) A device having an interface for controlling RF transceiver

circuitry, the interface comprising:

a plurality of connectors for controlling the RF transceiver circuitry including providing control information for changing the mode of operation of the transceiver, said modes including a transmit mode and a receive mode;

at least first and second further connectors wherein in a first mode, one of said first and second connectors supplies data to the transceiver and the other connector is operable to perform a first function and wherein, in the second mode, one of said first and second connectors receives data from said RF module and the other connector is operable to perform a second different function.

4. (Amended) A device as claimed in claim 1 wherein the first function is controlling the power amplifier of the transmitter portion of the transceiver.

5. (Amended) A device as claimed in claim 1 wherein said second function is the provision of a second control signal to the transceiver.

7. (Amended) A device as claimed in claim 1 wherein the second function is controlling dc estimation of the data received by the receiving portion of the transceiver.

8. (Amended) A device as claimed in claim 1 wherein said second function is the reception of data from the transceiver

9. (Amended) A device as claimed in claim 1 wherein the first connector is bi-directional and supplies data in the first mode and receives data in the second mode.

10. (Amended) A device as claimed in claim 1 wherein predetermined time critical control signals are not provided via said plurality of connectors.

11. (Amended) A device as claimed in claim 1 wherein the first mode is a transmit mode for the transceiver.

12. (Amended) A device as claimed in claim 1 wherein the second mode is a receive mode of the transceiver.

13. (Amended) A device as claimed in claim 1 wherein the plurality of connectors includes a connector for transferring data to and from the device, a connector for providing an enable signal from the device and a connector for providing a clock signal from the device.

14. (Amended) A device as claimed in claim 1 wherein the plurality of connectors are used to read from and write to registers in the transceiver

15. (Amended) A device as claimed in claim 1 wherein the plurality of connectors are a serial interface having at least one connector via which data is transmitted serially, said data including a device address, a bit indicating whether data is for writing or is to be read, a local address and a variable data portion.

16. (Amended) A device as claimed in claim 1, comprising first control circuitry and a processor, wherein the first control circuitry is arranged to control the RF circuitry via the plurality of connectors and/or the first and second further connectors and the processor is arranged to control the RF circuitry only via the plurality of connectors.

17. (Amended) A device as claimed in claim 15 wherein the data portion varies between 1 and 32 bits.

18. (Amended) A device as claimed in claim 1 wherein the plurality of connectors are coupled to at least one other device.

19. (Amended) A device as claimed in claim 1 comprising a connector for receiving a clock signal from the transceiver.

20. (Amended) A device as claimed in claim 1 comprising a third connector for powering down components of the transceiver.

21. (Amended) Transceiver circuitry having an interface for connection to a device having baseband circuitry, the interface comprising:

a plurality of connectors for providing control information for changing the mode of operation of the transceiver, said modes including a transmit mode and a receive mode;

at least first and second connectors wherein in a first mode, data is received at one of said first and second connectors and the other connector performs a first function and wherein, in the second mode, data is provided at one of said first and second connectors for transfer to the device and the other connector performs a second function different to the first.

22. (Amended) Transceiver circuitry as claimed in claim 21 comprising a power amplifier, wherein the first function is the reception of a first control signal for controlling the power amplifier.

23. (Amended) Transceiver circuitry as claimed in claim 21 comprising DC estimation circuitry wherein the second function is the reception of a second different control signal for controlling the dc estimation circuitry.

26. (Amended) A method of interfacing a device having a baseband circuitry to a transceiver, the device having means for controlling whether the transceiver is in a transmitting mode or a receiving mode and first and second connectors, comprising the steps of:

controlling the transceiver to enter the receiving mode;

receiving data at the device from the transceiver via the first connector; and

controlling the dc estimation in the transceiver via the second connector.


REMARKS

The claims have been amended to remove the multiple dependent claims before filing fee calculation.

To the extent necessary, Applicants petition for an extension of time under 37 C.F.R. §1.136. Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account No. 01-2135 (367.40342X00) and please credit any excess fees to such Deposit Account.

Respectfully submitted,

ANTONELLI, TERRY, STOUT & KRAUS, LLP



Donald E. Stout
Registration No. 26,422
(703) 312-6600

DES:dlh

367.40342X00
PAT 99401US

**VERSION WITH MARKINGS TO SHOW CHANGE MADE
ACCOMPANYING PRELIMINARY AMENDMENT OF JULY 13, 2001**

IN THE SPECIFICATION:

See the Marked Up Version of the Specification submitted herewith.

IN THE CLAIMS:

The claims were amended as follows:

1. (Amended) A device having an interface for controlling RF transceiver circuitry, the interface [having] comprising:
a plurality of connectors for controlling the RF transceiver circuitry including providing control information for changing the mode of operation of the transceiver, said modes including a transmit mode and a receive mode;
at least first and second further connectors wherein in a first mode, one of said first and second connectors supplies data to the transceiver and the other connector is operable to perform a first function and wherein, in the second mode, one of said first and second connectors receives data from said RF module and the other connector is operable to perform a second different function.
4. (Amended) A device as claimed in [any preceding] claim 1 wherein the first function is controlling the power amplifier of the transmitter portion of the transceiver.
5. (Amended) A device as claimed in [any preceding] claim 1 wherein said second function is the provision of a second control signal to the transceiver.

7. (Amended) A device as claimed in [any preceding] claim 1 wherein the second function is controlling dc estimation of the data received by the receiving portion of the transceiver.

8. (Amended) A device as claimed in [any one of claims 1 to 4] claim 1 wherein said second function is the reception of data from the transceiver

9. (Amended) A device as claimed in [any preceding] claim 1 wherein the first connector is bi-directional and supplies data in the first mode and receives data in the second mode.

10. (Amended) A device as claimed in [any preceding] claim 1 wherein predetermined time critical control signals are not provided via said plurality of connectors.

11. (Amended) A device as claimed in [any preceding] claim 1 wherein the first mode is a transmit mode for the transceiver.

12. (Amended) A device as claimed in [any preceding] claim 1 wherein the second mode is a receive mode of the transceiver.

13. (Amended) A device as claimed in [any preceding] claim 1 wherein the plurality of connectors includes a connector for transferring data to and from the device, a connector for providing[,] an enable signal from the device and a connector for providing a clock signal from the device.

14. (Amended) A device as claimed in [any preceding] claim 1 wherein the plurality of connectors are used to read from and write to registers in the transceiver

15. (Amended) A device as claimed in [any preceding] claim 1 wherein the plurality of connectors [is] are a serial interface having at least one connector via which data is transmitted serially, said data including a device address, a bit indicating whether data is for writing or is to be read, a local address and a variable data portion.

16. (Amended) A device as claimed in [any preceding] claim 1, further comprising first control circuitry and a processor, wherein the first control circuitry is arranged to control the RF circuitry via the plurality of connectors and/or the first and second further connectors and the processor is arranged to control the RF circuitry only via the plurality of connectors.

17. (Amended) A device as claimed in claim 15 wherein the data portion [may have a length varying] varies between 1 and 32 bits.

18. (Amended) A device as claimed in [any preceding] claim 1 wherein the plurality of connectors are coupled to at least one other device.

19. (Amended) A device as claimed in [any preceding] claim 1 [further] comprising a connector for receiving a clock signal from the transceiver.

20. (Amended) A device as claimed in [any preceding] claim 1 [having] comprising a third connector [(SleepX)] for powering down components of the transceiver.

21. (Amended) Transceiver circuitry having an interface for connection to a device having baseband circuitry, the interface [having] comprising:

a plurality of connectors for providing control information for changing the mode of operation of the transceiver, said modes including a transmit mode and a receive mode;

at least first and second connectors wherein in a first mode, data is received at one of said first and second connectors and the other connector performs a first

function and wherein, in the second mode, data is provided at one of said first and second connectors for transfer to the device and the other connector performs a second function different to the first.

22. (Amended) Transceiver circuitry as claimed in claim 21 [having] comprising a power amplifier, wherein the first function is the reception of a first control signal for controlling the power amplifier.

23. (Amended) Transceiver circuitry as claimed in claim 21 [or 22 having] comprising DC estimation circuitry wherein the second function is the reception of a second different control signal for controlling the dc estimation circuitry.

26. (Amended) A method of interfacing a device having a baseband [engine] circuitry to a transceiver, the device having means for controlling whether the transceiver is in a transmitting mode or a receiving mode and first and second connectors, comprising the steps of:

controlling the transceiver to enter the receiving mode;

receiving data at the device from the transceiver via the first connector; and

controlling the dc estimation in the transceiver via the second connector.

Interface

BACKGROUND OF THE INVENTION

5

Field of the Invention

The present invention relates to an interface between base band circuitry and radio frequency transceiver circuitry, particularly circuitry operating in accordance with the Bluetooth Low Power Radio Frequency Specification. It additionally relates to devices having such an interface and either type of circuitry.

10

Description of the Prior Art

Low power radio frequency systems allow communication between devices over short distances typically ten's of meters. The devices must each be capable of receiving and transmitting according to the system's protocol.

15

One low power radio frequency system is the Bluetooth system. This system is designed to replace connecting wires and cables with wireless connectivity. For one device to communicate with another device, no wires connecting them will be necessary. Instead, each device will host a transceiver. A transceiver has a baseband part and an RF part. The host itself may have processing circuitry which is capable of doing the base band processing and that host will only require RF transceiver circuitry to be correctly connected to that processing circuitry.

20

25

SUMMARY OF THE INVENTION

It would be desirable to create RF transceiver circuitry that can be connected to many different hosts to provide the hosts with wireless connectivity.

It would be desirable to standardize the interface at which the connection between the base band circuitry and the transceiver circuitry is made making it vendor and platform independent.

- 5 It would be desirable to have a simple interface between the baseband part and the radio frequency part and in particular to have a reduced number of pins in the interface. A reduced number of pins provides the advantages of reduced chip area and reduced power consumption due to less toggling of pins.

10

Embodiments of the present invention therefore provide an interface with a low pin count and attendant low power consumption.

The low pin count arises out of: the burst mode controller and the microcontroller both using the DBus; the burst mode controller using the

- 15 DBus for different tasks and the function of the RFBUS being dependent upon the operational mode.

The burst mode controller controls time critical tasks in the RF circuitry using the DBus and RFBUS. The DBus is used to control time critical configurations.

The RFBUS is used to transfer data and, in the transmit mode, to control the

20

BRIEF DESCRIPTION OF THE DRAWINGS

For a better understanding of the present invention and to understand how the same may be brought into effect reference will now be made, by way of

- 25 example only, to the accompanying tables and figures in which:

Table 1 illustrates the signals provided at the interface between Baseband (BB) circuitry and Radio Frequency (RF) circuitry;

Table 2 illustrates the effect of operational modes on the signals provided at the interface via RFBUS;

- 5 Figure 1a illustrates the BB side of the RF-BB interface;
- Figure 1b illustrates the RF side of the RF-BB interface;
- Figure 1c is a schematic illustration of a LPRF transceiver illustrating the functionality of RFBUS;
- Figure 2a illustrates how the RFBUS is configured and how the RF chip responds in the control mode;
- 10 Figure 2b illustrates how the RFBUS is configured and how the RF chip responds in the transmit mode;
- Figure 2c illustrates how the RFBUS is configured and how the RF chip responds in the receive mode;
- 15 Figure 3 illustrates how the DBUS may control devices in addition to an LPRF RF chip having RF circuitry;
- Figure 4a illustrates Write Access on DBUS;
- Figure 4b illustrates Read Access on DBUS.

20 DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figure 1a illustrates baseband (BB) circuitry 100 having an interface 10. The interface is connected or connectable to a similar corresponding interface 10 of radio frequency (RF) circuitry 200 illustrated in Figure 1b.

- 25 The interface 10 has seven pins. The pins 20, 22 and 24 are assigned to the bus of control signals DBUS 12 and respectively transfer the signals DBUSDa, DBUSEnX and DBUSClk. The pin 30 is assigned to the sleep control signal SleepX 14. The pins 40, 42 and 44 are assigned to the bus of data signals RFBUS 16 and respectively transfer the signals RFBUS1, RFBUS2 and BBCLK.

The pins of the interface 10 in the BB circuitry connect or are connectable to corresponding pins of the interface 10 of the RF circuitry 200.

5 The DBus 12 has three signal lines associated with the pins 20, 22 and 24. A bi-directional signal line for transferring data signal DBusDa either from BB circuitry 100 to RF circuitry 200 or from RF circuitry 200 to BB circuitry 100, via pin 20. A unidirectional signal line is for transferring an enable signal DBusEnX from the BB circuitry 100 to RF circuitry 200, via pin 22. A unidirectional signal line is for transferring a clock signal DBusClk from the
10 BB circuitry 100 to RF circuitry 200, via pin 24.

The RFBUS 16 has three signal lines associated with the pins 40, 42 and 44. A bi-directional signal line is for transferring signal RFBUS1 via pin 40. A unidirectional signal line is for transferring a clock signal BBCLK from the RF
15 circuitry 200 to BB circuitry 100 via pin 44. A unidirectional signal line is for transferring signal RFBUS2 from BB circuitry 100 to RF circuitry 200 via pin 42.

SleepX 14 is a unidirectional signal line for transferring from the BB circuitry
20 100 a signal SleepX for controlling power-down in the RF circuitry 200.

Table 1 illustrates the signals provided at the interface 10 and identifies each one of the interface signals by their associated interface pin, their name, their direction and their function.

25

DBus

DBus 12 is a serial I/O Data Bus. It is a Clock, Data, Enable serial interface. It is not dedicated purely to the interface 10 between the RF circuitry 200 and the BB circuitry 200. Figure 3, illustrates the situation in which the BB circuitry
30 100 is integrated into another host system. The BB circuitry 100 is the DBus Master. In this example the host system is a radio telephone 300, but it could

be a computer or personal digital assistant (PDA). The DBus 12 communicates with DBus Slaves. One DBus Slave is the RF circuitry 200 which is connected to DBus via the interface 10. Other slaves communicated with are in the example illustrated Power Supply Management Circuitry 310 and RF Modulator Circuitry 320 for the GSM protocol.

The DBus (DBusDa, DBusEnX and DBusClk) is used to control the RF circuitry and other devices as illustrated in Figure 4. The DBus writes control data to and reads control data from registers in the RF circuitry 200. The registers written to may include a register which controls the frequency at which the RF chip transmits or receives, a register which controls the power at which the RF chip transmits and registers which identify whether the RF chip is in the control, transmit or receive mode. The registers read from may include a register containing RSSI information. Thus the DBus may control the operation of the RF circuitry, for example, controlling the transition from receiving to transmitting.

The BB circuitry 100 controls access to the DBus. The BB circuitry precedes transferred data words with a device address, a Read/Write (R/W) identification bit and a register address. Each device address is 3 bits long allowing for 8 devices (the RF circuitry 200 and 7 others) to be accessed. The R/W bit when LOW indicates the BB circuitry is to write to the addressed register and when HIGH indicates that the BB circuitry is to read from the addressed register. The register address is 5 bits long allowing 32 registers to be addressed. The data words may be of variable length and may have a practical limit of 32 bits. Data words of 16 bits are preferred for transfer to/from the RF circuitry 200.

Address bits and R/W bit are verified before latching data to permit bus sharing with devices which are used concurrently to RF circuitry 200.

Access via DBus is enabled by taking DBusEnX at a LOW half of a clock cycle before the first positive clock edge of DBusClk. At the first rising edge of DBusClk the MSB of the device address will be clocked from DBusDa into the DBus Slave.

5

- A write access is illustrated in Figure 4b. To write to RF circuitry 200, the DBus Master circuitry 100 places data onto DBusDa at the falling edge of DBusClk. The DBus Slave 200 having verified that it is addressed takes data from DBusDa on each of the rising edges of DBusClk. The DBus Master 100
- 10 changes the state of data at the falling edge of each clock pulse of DBusClk. Following the 8 address bits and R/W bit, data bits are sent with the same timing as the address bits. Following the last data bit the enable line DBusEnX is taken HIGH. The clock then pulses one more pulse and is then held LOW for a minimum of one cycle before a new access may be started.
- 15 The enable DBusEnX is therefore held HIGH for a minimum of two cycles.

- A read access is illustrated in Figure 4a. The DBus Slave when being read from, places data onto DBusDa on each of the rising edges of DBusClk. The data is read from DBusDa by the DBus Master 100 on each of the falling edge of DBusClk. During a read access the addressed device generates data on the DBus to be read by the controlling device. Following the 8 address bits and R/W bit there is a turn around bit which lasts for half a clock cycle and has the effect of realigning the DBus timing such that the addressed device will load bits onto the DBus upon the rising edge of the DBusClk. The bits are
- 20 read at the DBus Master 100 on the falling edges of the DBusClk. Following the last data bit, the DBusClk is disabled for at least one clock cycle before the next access. The data word length is not fixed. The DBus Master 100 controls DBusEnX. The number of data bits and the data word length is fixed for a certain address by convention.
- 25

RFBUS

The interface 10 has a dedicated pin for signal RFBUS1, a dedicated pin for signal RFBUS2; and a dedicated pin for clock signal BBCLK (13MHz), used to
 5 synchronize data transferred via RFBUS. BBCLK may also be used for clocking logic of BB circuitry 100. BBCLK is generated by RF circuitry 200 at 13MHz for symbol rate of 1Mbaud @ 13 fold oversampling.

The RFBUS 16 is multifunctional. The RFBUS is used for transferring received
 10 data from the RF circuitry 200 to the BB circuitry 100, transferring data for transmission from the BB circuitry 100 to the RF circuitry 200 and transferring control data between the BB circuitry 100 and RF circuitry 200. The ability of the RFBUS to transfer control data is used for different purposes depending upon the operational mode of the system.

15 The RFBUS 1 is bi-directional. In a Transmit mode the RFBUS 1 provides data to the RF circuitry 200 for transmission. In a Receive Mode RFBUS 2 receives data from the RF circuitry 200. Although in the examples given a single data signal RFBUS1 is illustrated, a plurality of such data signals may be used to
 20 increase bandwidth.

The RFBUS 2 is used to control time critical tasks in the RF circuitry 200. Time critical tasks are tasks which need to be effected on a time scale of less than 1 bit width (1 μ s in Bluetooth). The RFBUS2 is fast (13 MHz) at transmitting
 25 control signals from the BB circuitry 100 to the RF circuitry 200. In the Transmit mode, RFBUS2 is used to control the timing of the Power Amplifier. In the Receive Mode the RFBUS 2 is used to control the timing of the DC estimator changing from a fast data acquisition mode to a slower data acquisition mode.

30

The operational mode of the system is determined by the BB circuitry 100. The BB circuitry indicates a change of mode to the RF circuitry 200 via DBus. The modes include Transmit Mode, Receive Mode and Control Mode.

5 Interface of BB circuitry

The BB circuitry illustrated in Figure 1a has the interface 10 previously described. It additionally has a Serial Control Interface 110, a Burst Mode Controller (BMC) including a Timing Control Unit 130, a microcontroller 140, a sleep mode controller 150 and clock distribution circuitry (CDC) 160. The

10 Serial Control Interface 110 provides DBus at pins 20, 22 and 24. The Burst Mode Controller 120 provides RFBUS1 at pin 40 and RFBUS2 at pin 42. The Sleep Mode Controller provides SleepX at pin 30. The Clock Distribution Circuitry (CDC) 160 is connected to pin 44 of interface 10 and receives BBCLK from the RF circuitry 200.

15 The CDC 160 provides clock signals derived from BBCLK to the BMC 120, the microcontroller 140 and the Serial Control Interface 110.

The Serial Control Interface 110 is controlled to produce DBus by either the

20 microcontroller 140 or the Burst Mode Controller 120. The Burst Mode Controller controls DBus when time critical configurations to RF circuitry 200 are made. Whether the microcontroller 140 or the BMC 120 controls the content of DBus is determined by a switch signal 142 provided by the microcontroller 140 to the Serial Control Interface 110. The BMC 120

25 provides Data information 122, address information 124 and R/W information 126 to the Serial Control Interface 110 which places this information in the correct serial format on DBUSda. The clock signal DBUSCLK (13MHz) is received from CDC 160. The timing of the transitions in the Enable signal DBUSEnX are controlled by a Trigger signal 132 provided by the Timing

30 Control Unit 130 in the BMC 120.

The Burst Mode Controller 120 controls the content of RFBus1 and RFBus2 and may additionally control the content of DBus. The Burst Mode Controller directly provides RFBus2 to pin 42 and provides RFBus1 to pin 40 in the Transmit Mode and receives RFBus1 from pin 40 in the Receive Mode.

5

The microcontroller may access the DBus and hence the RF circuitry via the Serial Control Interface. When the DBus is controlled by the microcontroller no time critical tasks can be controlled via the DBus. This configuration is used in the boot phase or for RSSI measurement. When the BMC 120
10 controls the DBus, it is possible to control time critical tasks via the DBus. The ability of the BMC 120 to control time critical tasks via the DBus depends upon the resolution of the trigger signal 132 which is at least 1 μ s. The control signals sent by the BMC 120 via RFBus2 may have an even higher resolution if they are directly clocked by BBClk @ 13MHz.

15

Interface of RF circuitry

Fig 1b illustrates the RF circuitry 200 which has an interface 10. The interface has pins 20, 22 and 24 dedicated respectively to DBusDa, DBusEnX and DBusClk, pin 30 dedicated to SleepX and pins 40, 42 and 44 respectively
20 dedicated to RFBus1, RFBus2 and BBClk. The RF circuitry 200 includes a Control Interface 210; a register set 220 illustratively including registers 222, 224 and 226; decoding circuitry 230; a NOT gate 232; a two input AND gate 234; a three input OR gate 236; power-supply regulator circuitry 240; a reference oscillator 250; switching circuitry 260; Transmission Path 270 and
25 Reception Path 280.

The Control Interface 210 has an input interface 212 connected to DBus and a input 214 for receiving Sleep X. It has an output 216 for supplying a mode control signal to the input of decoding circuitry 230 and to the control input
30 262 of the switching circuitry 260 and an interface 218 for accessing the set of registers 220. The Control Interface 210 receives DBus and performs the

appropriate action which may involve writing to a register or reading from a register and changing the mode of operation of the RF circuitry 200. By writing to appropriate registers the Control Interface 210 may control the operational mode of the RF circuitry 200, control the synthesizer frequency in the Tx or Rx path, control whether the RF circuitry should receive or transmit, and control the power at which the Tx path 270 should transmit. By reading from appropriate registers, information concerning received signal quality such as RSSI can be sent by the Control Interface 210 to the BB circuitry 100. For simplicity of illustration the operative connections of the Rx Path 280 and Tx Path 210 to the register set 220 are not shown. A two bit signal is provided at the output 216 indicating the operational mode- [10] indicates Receive Mode, [01] indicates Transmit Mode and [11] indicates Control Mode.

The switching circuitry 260 has an input 262 connected to output 216 of the Control Interface 210, a single primary interface and three secondary interfaces. The primary interface has one port connected to pin 40 to transfer RFBUS1 and another port connected to pin 42 to transfer RFBUS2. One of the secondary interfaces is connected at any one time to the primary interface in dependence on the signal received at the input 262. When the signal at input 262 indicates Control Mode, a port 264 of a first one of the secondary interfaces is connected to pin 40 via the switching circuitry 260. The port 264 is connected to one input of the AND gate 234. When the signal at input 262 indicates Transmit Mode, a port 266 of a different one of the secondary interfaces is connected to pin 40 via the switching circuitry 260 and the other port 267 of that secondary interface is connected to pin 42 via the switching circuitry 260. When the signal at input 262 indicates Receive Mode a port 268 of another of the secondary interfaces is connected to pin 40 via the switching circuitry 260 and the other port 269 of that secondary interface is connected to pin 42 via the switching circuitry 260. The ports 266 and 267 and 268 and 269 are connected to the Tx Path 270 and Rx Path 280 respectively as further illustrated in Figure 1c.

The decoding circuitry 230 has a 2 bit wide input connected to the output 216 of the Control Interface 210 and provides its output to one input of AND gate 234 and, via NOT gate 232, to one input of OR gate 236. The decoding circuitry 230 produces a HIGH output when the signal received at its input identifies the Control Mode and a LOW signal otherwise.

The OR gate receives one input via the NOT gate 232 as described, another input from the pin 30 which receives SleepX and a final input from the output of AND gate 234. The output of the OR gate 236 is provided as a standby control signal to the Power-Supply Regulation Circuitry 240 and to the Reference Oscillator 250. A LOW output from the OR gate 236 places Power-Supply Regulation Circuitry 240 into a low power consumption standby state and switches the Reference Oscillator 250 off.

The Reference Oscillator 250 provides its output to the pin 44. It's output is also used elsewhere within the RF circuitry, but this is not illustrated for purposes of clarity.

Figure 1c illustrates the control effected on the Tx path 270 during Transmit Mode and the control effected on the Rx Path 280 during Receive Mode.

The Transmit path 270 includes Pulse Shaping Circuitry 272 which receives an input from port 266 of switching circuitry 260 in the Transmit Mode and otherwise does not receive an input. The output of the Pulse Shaping Circuitry 272 is provided as an input to Modulation Circuitry 274 which provides the modulated signal to Power Amplifier 276 for amplification and subsequent transmission via an antenna. The power Amplifier 276 has a control input by which the amplifier gain may be forced to ramp up or ramp down. This control input is connected to port 267 of the switching circuitry 260. The power amplifier can therefore be switched on or off.

The Receive Path 280 includes Frequency Down Conversion Circuitry 286 which receives an input from the antenna in the Receive Mode. The circuitry 286 converts the received signal to a lower frequency and provides it to
 5 Demodulation Circuitry 284. The demodulated signal is provided to DC estimation circuitry 282. The amplitude decided data output by DC Estimation circuitry 282 is supplied to the port 268 of the switching circuitry 260. The DC Estimation Circuitry 282 has a control input connected to the port 269 of switching circuitry 260. The signals provided at the control input determine
 10 whether the DC Estimation operates in a fast mode or a slow mode.

Operational Modes

In the Transmit Mode, as illustrated in Figure 2b, RFBUS1 and RFBUS2 are driven by BB circuitry 100. RFBUS1 supplies digital data for transmission
 15 <TXDATA> from BB circuitry 100 to RF circuitry 200 via pin 40. Logic levels are used and pulse shaping is done completely in RF circuitry 200. RFBUS2 controls the timing of powering up the Power Amplifier (PA) in the RF circuitry 200 using control signal <PAON>. When RFBUS2=<PAON>=HIGH the Power Amplifier is on when RFBUS2=<PAON>=LOW the Power Amplifier is off. The
 20 switching on and off of the Power Amplifier is 'time critical' as it must be controlled over time scales of less than 1 bit duration (1 μ s for Bluetooth Specification 1.0).

In Receive Mode, as illustrated in Figure 2c, RFBUS1 is driven by RF circuitry
 25 200 and RFBUS2 driven by BB circuitry 100. RFBUS1 supplies received data <RXDATA> to the BB circuitry 100 via pin 40. RFBUS2 controls DC estimation in RF circuitry 200 via pin 42. The switching of DC estimation is 'time critical' as it occurs on a time scale of less than 1 slot duration. <DCTRACK>=LOW cause use of a fast acquisition of a DC estimate which is typically used at the
 30 start of a received packet and <DCTRACK>=HIGH controls use of a slower

DC estimation which is typically used for the remainder of the packet. The change of DC estimation is 'time critical' as it must be controlled over time scales of less than 1 bit duration (1 μ s for Bluetooth Specification 1.0).

5 The Control Mode is the neutral mode entered when neither the Transmit Mode or Receive Mode are active. It is entered when SleepX is LOW or via a control word on DBus. In this mode, as illustrated in Figure 2a, RFBUS1 and RFBUS2 are driven by BB circuitry 100: RFBUS2 does not have an assigned functionality; RFBUS1= <ClkOn>. When RFBUS1=<ClkOn>=HIGH, AND gate
10 234 switches ON the Reference Oscillator 250 and the Power Supply Regulation Circuitry 240. When RFBUS1=<ClkOn>=LOW, AND gate 234 switches OFF the Reference Oscillator 250 and the Power Supply Regulation Circuitry 240 into standby. The RF circuitry is placed in a low power mode. There is no activity on DBUS and RFBUS and BBClk is switched off.

15 It will therefore be appreciated that the RFBUS is used for different purposes during different operational modes of the system, as illustrated in Figures 2a, 2b, and 2c and Table 2.

20 The operation of a LPRF device is described in detail in UK Patent Application No 9820859.8 , the contents of which are hereby incorporated by reference. In particular Figure 4 shows LPRF RF components of a transceiver (Tx, Rx and Frequency control), connected to baseband components (the remaining elements in the Figure).

25 In the preceding described embodiment, the receive path 280 was partitioned so that the DC Estimation circuitry 282 was in the RF Circuitry 200. This results in RFBUS1, during the receive mode, transferring RxData from the RF Circuitry 200 to the BB circuitry 100 across interface 10 and RFBUS2
30 transferring a control signal, DcTrack, from the BB circuitry 100 to RF

Circuitry 200 across interface 10. This partitioning of the receive path is not essential.

In a second contemplated embodiment, the DC Estimation circuitry 282 is
5 located within the baseband circuitry 100. This results in RFBus2 having a different directional flow than described above in the receive mode. In the second embodiment, the DCTrack signal is wholly within the baseband circuitry 100 and is not provided at the interface 10. The analog output of the demodulator 284 is converted to a digital signal for example by a sigma-delta
10 converter whose outputs are mapped to RFBus1 and RFBus2. Consequently, in this embodiment, data flows on both RFBus1 and RFBus2 from the RF circuitry 200 to the baseband circuitry 100 via interface 10 during the receive mode.

15 It is further contemplated that RF circuitry as described in the first embodiment may have additional circuitry which allows its functionality to be changed to operate in accordance with the second embodiment.

It is further contemplated that BB circuitry as described in the first
20 embodiment may have additional circuitry which allows its functionality to be changed to operate in accordance with the second embodiment.

The present invention includes any novel feature or combination of features disclosed herein either explicitly or implicitly or any generalization thereof.

25

In view of the foregoing description it will be evident to a person skilled in the art that various modifications may be made to the foregoing description without departing from the scope of the invention.

Interface

BACKGROUND OF THE INVENTION
Field of the Invention

5 The present invention relates to an interface between base band circuitry and radio frequency transceiver circuitry, particularly circuitry operating in accordance with the Bluetooth Low Power Radio Frequency Specification. It additionally relates to devices having such an interface and either type of circuitry.

Description of the Prior Art

10 Low power radio frequency systems allow communication between devices over short distances typically ten's of meters. The devices must each be capable of receiving and transmitting according to the system's protocol.

15 One low power radio frequency system is the Bluetooth system. This system is designed to replace connecting wires and cables with wireless connectivity. For one device to communicate with another device, no wires connecting them will be necessary. Instead, each device will host a transceiver. A transceiver has a baseband part and an RF part. The host itself may have
20 processing circuitry which is capable of doing the base band processing and that host will only require RF transceiver circuitry to be correctly connected to that processing circuitry.

SUMMARY OF THE INVENTION

25 It would be desirable to create RF transceiver circuitry that can be connected to many different hosts to provide the hosts with wireless connectivity.

It would be desirable to standardize the interface at which the connection between the base band circuitry and the transceiver circuitry is made making it vendor and platform independent.

30

It would be desirable to have a simple interface between the baseband part and the radio frequency part and in particular to have a reduced number of pins in the interface. A reduced number of pins provides the advantages of reduced chip area and reduced power consumption due to less toggling of pins.

According to one aspect of the present invention there is provided a device as claimed in claim 1.

According to another aspect of the invention there is provided transceiver circuitry as claimed in claim 21.

According to further aspects of the invention there is provided a method according to any one of claims 25 and 26.

According to a still further aspect of the invention there is provided an interface as claimed in claim 27.

Embodiments of the present invention therefore provide an interface with a low pin count and attendant low power consumption.

The low pin count arises out of: the burst mode controller and the microcontroller both using the DBus; the burst mode controller using the DBus for different tasks and the function of the RFBus being dependent upon the operational mode.

The burst mode controller controls time critical tasks in the RF circuitry using the DBus and RFBus. The DBus is used to control time critical configurations. The RFBus is used to transfer data and, in the transmit mode, to control the power amplifier.

BRIEF DESCRIPTION OF THE DRAWINGS

3

For a better understanding of the present invention and to understand how the same may be brought into effect reference will now be made, by way of example only, to the accompanying tables and figures in which:

- 5 Table 1 illustrates the signals provided at the interface between Baseband (BB) circuitry and Radio Frequency (RF) circuitry;

Table 2 illustrates the effect of operational modes on the signals provided at the interface via RFBUS;

- ok → Figure 1a illustrates the BB side of the RF-BB interface;
- 10 Figure 1b illustrates the RF side of the RF-BB interface;
- Figure 1c is a schematic illustration of a LPRF transceiver illustrating the functionality of RFBUS;
- Figure 2a illustrates how RFBUS is configured and how the RF chip responds in the control mode;
- 15 Figure 2b illustrates how RFBUS is configured and how the RF chip responds in the transmit mode;
- Figure 2c illustrates how RFBUS is configured and how the RF chip responds in the receive mode;
- Figure 3 illustrates how the DBUS may control devices in addition to an LPRF RF chip having RF circuitry;
- 20 Figure 4a illustrates Write Access on DBUS;
- Figure 4b illustrates Read Access on DBUS.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

- Figure 1a illustrates baseband (BB) circuitry 100 having an interface 10. The
- 25 interface is connected or connectable to a similar corresponding interface 10 of radio frequency (RF) circuitry 200 illustrated in Figure 1b.

- The interface 10 has seven pins. The pins 20, 22 and 24 are assigned to the bus of control signals DBUS 12 and respectively transfer the signals DBUSDa,
- 30 DBUSEnX and DBUSClk. The pin 30 is assigned to the sleep control signal

4

SleepX 14 . The pins 40, 42 and 44 are assigned to the bus of data signals RFBUS 16 and respectively transfer the signals RFBUS1, RFBUS2 and BBCLK. The pins of the interface 10 in the BB circuitry connect or are connectable to corresponding pins of the interface 10 of the RF circuitry 200.

5

The DBUS 12 has three signal lines associated with the pins 20, 22 and 24. A bi-directional signal line for transferring data signal DBUSDa either from BB circuitry 100 to RF circuitry 200 or from RF circuitry 200 to BB circuitry 100, via pin 20. A unidirectional signal line¹⁵ for transferring an enable signal DBUSEnX from the BB circuitry 100 to RF circuitry 200, via pin 22. A unidirectional signal line¹⁵ for transferring a clock signal DBUSCLK from the BB circuitry 100 to RF circuitry 200, via pin 24.

10

The RFBUS 16 has three signal lines associated with the pins 40, 42 and 44.

15

A bi-directional signal line¹⁵ for transferring signal RFBUS1 via pin 40. A unidirectional signal line¹⁵ for transferring a clock signal BBCLK from the RF circuitry 200 to BB circuitry 100 via pin 44. A unidirectional signal line¹⁵ for transferring signal RFBUS2 from BB circuitry 100 to RF circuitry 200 via pin 42.

20

SleepX 14 is a unidirectional signal line for transferring from the BB circuitry 100 a signal SleepX for controlling power-down in the RF circuitry 200.

Table 1 illustrates the signals provided at the interface 10 and identifies each one of the interface signals by their associated interface pin, their name, their direction and their function.

25

DBus

DBus 12 is a serial I/O Data Bus. It is a Clock, Data, Enable serial interface.

It is not dedicated purely to the interface 10 between the RF circuitry 200 and the BB circuitry 200. Figure 3, illustrates the situation in which the BB circuitry

30

100 is integrated into another host system. The BB circuitry 100 is the DBus Master. In this example the host system is a radio telephone 300, but it could be a computer or personal digital assistant (PDA). The DBus 12 communicates with DBus Slaves. One DBus Slave is the RF circuitry 200 which is connected to DBus via the interface 10. Other slaves communicated with are in the example illustrated Power Supply Management Circuitry 310 and RF Modulator Circuitry 320 for the GSM protocol.

The DBus (DBusDa, DBusEnX and DBusClk) is used to control the RF circuitry and other devices as illustrated in Figure 4. The DBus writes control data to and reads control data from registers in the RF circuitry 200. The registers written to may include a register which controls the frequency at which the RF chip transmits or receives, a register which controls the power at which the RF chip transmits and registers which identify whether the RF chip is in the control, transmit or receive mode. The registers read from may include a register containing RSSI information. Thus the DBus may control the operation of the RF circuitry, for example, controlling the transition from receiving to transmitting.

The BB circuitry 100 controls access to the DBus. The BB circuitry precedes transferred data words with a device address, a Read/Write (R/W) identification bit and a register address. Each device address is 3 bits long allowing for 8 devices (the RF circuitry 200 and 7 others) to be accessed. The R/W bit when LOW indicates the BB circuitry is to write to the addressed register and when HIGH indicates that the BB circuitry is to read from the addressed register. The register address is 5 bits long allowing 32 registers to be addressed. The data words may be of variable length and may have a practical limit of 32 bits. Data words of 16 bits are preferred for transfer to/from the RF circuitry 200.

30

6

Address bits and R/W bit are verified before latching data to permit bus sharing with devices which are used concurrently to RF circuitry 200.

Access via DBus is enabled by taking DBusEnX ^{at a} LOW ^{of} half a clock cycle
5 before the first positive clock edge of DBusClk. At the first rising edge of DBusClk, the MSB of the device address will be clocked from DBusDa into the DBus Slave.

A write access is illustrated in Figure 4b. To write to RF circuitry 200, the DBus
10 Master circuitry 100 places data onto DBusDa at the falling edge of DBusClk. The DBus Slave 200 having verified that it is addressed takes data from DBusDa on each of the rising edges of DBusClk. The DBus Master 100 changes the state of data at the falling edge of each clock pulse of DBusClk. Following the 8 address bits and R/W bit, data bits are sent with the same
15 timing as the address bits. Following the last data bit the enable line DBusEnX is taken HIGH. The clock then pulses one more pulse and is then held LOW for a minimum of one cycle before a new access may be started. The enable DBusEnX is therefore held HIGH for a minimum of two cycles.

20 A read access is illustrated in Figure 4a. The DBus Slave when being read from, places data onto DBusDa on each of the rising edges of DBusClk. The data is read from DBusDa by the DBus Master 100 on each of the falling edge of DBusClk. During a read access the addressed device generates data on the DBus to be read by the controlling device. Following the 8 address bits
25 and R/W bit there is a turn around bit which lasts for half a clock cycle and has the effect of realigning the DBus timing such that the addressed device will load bits onto the DBus upon the rising edge of the DBusClk. The bits are read at the DBus Master 100 on the falling edges of the DBusClk. Following the last data bit, the DBusClk is disabled for at least one clock cycle before the
30 next access. The data word length is not fixed. The DBus Master 100 controls

DBusEnX. The number of data bits and the data word length is fixed for a certain address by convention.

RFBUS

- 5 The interface 10 has a dedicated pin for signal RFBUS1, a dedicated pin for signal RFBUS2; and a dedicated pin for clock signal BBCLK (13MHz), used to synchronize data transferred via RFBUS. BBCLK may also be used for clocking logic of BB circuitry 100. BBCLK is generated by RF circuitry 200 at 13MHz for symbol rate of 1Mbaud @ 13 fold oversampling.

- 10 The RFBUS 16 is multifunctional. ^{The} RFBUS is used for transferring received data from the RF circuitry 200 to the BB circuitry 100, transferring data for transmission from the BB circuitry 100 to the RF circuitry 200 and transferring control data between the BB circuitry 100 and RF circuitry 200. The ability of
- 15 the RFBUS to transfer control data is used for different purposes depending upon the operational mode of the system.

- ^{The} RFBUS 1 is bi-directional. In a Transmit mode the RFBUS 1 provides data to the RF circuitry 200 for transmission. In a Receive Mode RFBUS 2 receives
- 20 data from the RF circuitry 200. Although in the examples given a single data signal RFBUS1 is illustrated, a plurality of such data signals may be used to increase bandwidth.

- ^{The} RFBUS 2 is used to control time critical tasks in the RF circuitry 200. Time
- 25 critical tasks are tasks which need to be effected on a time scale of less than 1 bit width (1 μ s in Bluetooth). ^{The} RFBUS2 is fast (13 MHz) at transmitting control signals from the BB circuitry 100 to the RF circuitry 200. In the Transmit mode, RFBUS2 is used to control the timing of the Power Amplifier. In the Receive Mode ^{the} RFBUS 2 is used to control the timing of the DC estimator
- 30 changing from a fast data acquisition mode to a slower data acquisition mode.

The operational mode of the system is determined by the BB circuitry 100. The BB circuitry indicates a change of mode to the RF circuitry 200 via DBus. The modes include Transmit Mode, Receive Mode and Control Mode.

5

Interface of BB circuitry

The BB circuitry illustrated in Figure 1a has the interface 10 previously described. It additionally has a Serial Control Interface 110, a Burst Mode Controller (BMC) including a Timing Control Unit 130, a microcontroller 140, a sleep mode controller 150 and clock distribution circuitry (CDC) 160. The Serial Control Interface 110 provides DBus at pins 20, 22 and 24. The Burst Mode Controller 120 provides RFBUS1 at pin 40 and RFBUS2 at pin 42. The Sleep Mode Controller provides SleepX at pin 30. The Clock Distribution Circuitry 160 is connected to pin 44 of interface 10 and receives BBCLK from the RF circuitry 200.

15

The CDC 160 provides clock signals derived from BBCLK to the BMC 120, the microcontroller 140 and the Serial Control Interface 110.

The Serial Control Interface 110 is controlled to produce DBus by either the microcontroller 140 or the Burst Mode Controller 120. The Burst Mode Controller controls DBus when time critical configurations to RF circuitry 200 are made. Whether the microcontroller 140 or the BMC 120 controls the content of DBus is determined by a switch signal 142 provided by the microcontroller 140 to the Serial Control Interface 110. The BMC 120 provides Data information 122, address information 124 and R/W information 126 to the Serial Control Interface 110 which places this information in the correct serial format on DBUSda. The clock signal DBUSclk (13MHz) is received from Clock Distribution Circuitry. The timing of the transitions in the

25

Enable signal DBusEnX are controlled by a Trigger signal 132 provided by the Timing Control Unit 130 in the BMC 120.

5 The Burst Mode Controller 120 controls the content of RFBUS1 and RFBUS2 and may additionally control the content of DBUS. *The Burst Mode Controller* indirectly provides RFBUS2 to pin 42 and provides RFBUS1 to pin 40 in the Transmit Mode and receives RFBUS1 from pin 40 in the Receive Mode.

10 The microcontroller may access the DBus and hence the RF circuitry via the Serial Control Interface. When the DBus is controlled by the microcontroller no time critical tasks can be controlled via the DBus. This configuration is used in the boot phase or for RSSI measurement. When the BMC 120 controls the DBus, it is possible to control time critical tasks via the DBus. The ability of the BMC 120 to control time critical tasks via the DBus depends
15 upon the resolution of the trigger signal 132 which is at least 1µs. The control signals sent by the BMC 120 via RFBUS2 may have an even higher resolution if they are directly clocked by BBClk @ 13MHz.

Interface of RF circuitry

20 Fig 1b illustrates the RF circuitry 200 which has an interface 10. The interface has pins 20, 22 and 24 dedicated respectively to DBUSda, DBUSenX and DBUSclk, pin 30 dedicated to SleepX and pins 40, 42 and 44 respectively dedicated to RFBUS1, RFBUS2 and BBClk. The RF circuitry 200 includes a Control Interface 210; a register set 220 illustratively including registers 222,
25 224 and 226; decoding circuitry 230; a NOT gate 232; a two input AND gate 234; a three input OR gate 236; power-supply regulator circuitry 240; a reference oscillator 250; switching circuitry 260; Transmission Path 270 and Reception Path 280.

10

The Control Interface 210 has an input interface 212 connected to DBus and a input 214 for receiving Sleep X. It has an output 216 for supplying a mode control signal to the input of decoding circuitry 230 and to the control input 262 of the switching circuitry 260 and an interface 218 for accessing the set of registers 220. The Control Interface 210 receives DBus and performs the appropriate action which may involve writing to a register or reading from a register and changing the mode of operation of the RF circuitry 200. By writing to appropriate registers the Control Interface 210 may control the operational mode of the RF circuitry 200, control the synthesizer frequency in the Tx or Rx path, control whether the RF circuitry should receive or transmit, and control the power at which the Tx path 270 should transmit. By reading from appropriate registers, information concerning received signal quality such as RSSI can sent by the Control Interface 210 to the BB circuitry 100. For simplicity of illustration the operative connections of the Rx Path 280 and Tx Path 210 to the register set 220 are not shown. A two bit signal is provided at the output 216 indicating the operational mode- [10] indicates Receive Mode, [01] indicates Transmit Mode and [11] indicates Control Mode.

The switching circuitry 260 has an input 262 connected to output 216 of the Control Interface 210, a single primary interface and three secondary interfaces. The primary interface has one port connected to pin 40 to transfer RFBUS1 and another port connected to pin 42 to transfer RFBUS2. One of the secondary interfaces is connected at any one time to the primary interface in dependence on the signal received at the input 262. When the signal at input 262 indicates Control Mode, a port 264 of a first one of the secondary interfaces is connected to pin 40 via the switching circuitry 260. The port 264 is connected to one input of the AND gate 234. When the signal at input 262 indicates Transmit Mode, a port 266 of a different one of the secondary interfaces is connected to pin 40 via the switching circuitry 260 and the other port 267 of that secondary interface is connected to pin 42 via the switching

circuitry 260. When the signal at input 262 indicates Receive Mode, a port 268 of another of the secondary interfaces is connected to pin 40 via the switching circuitry 260 and the other port 269 of that secondary interface is connected to pin 42 via the switching circuitry 260. The ports 266 and 267 and 268 and 269 are connected to the Tx Path 270 and Rx Path 280 respectively as further illustrated in Figure 1c.

The decoding circuitry 230 has a 2 bit wide input connected to the output 216 of the Control Interface 210 and provides its output to one input of AND gate 234 and, via NOT gate 232, to one input of OR gate 236. The decoding circuitry 230 produces a HIGH output when the signal received at its input identifies the Control Mode and a LOW signal otherwise.

The OR gate receives one input via the NOT gate 232 as described, another input from the pin 30 which receives SleepX and a final input from the output of AND gate 234. The output of the OR gate 236 is provided as a standby control signal to the Power-Supply Regulation Circuitry 240 and to the Reference Oscillator 250. A LOW output from the OR gate 236 places Power-Supply Regulation Circuitry 240 into a low power consumption standby state and switches the Reference Oscillator 250 off.

The Reference Oscillator 250 provides its output to the pin 44. It's output is also used elsewhere within the RF circuitry, but this is not illustrated for purposes of clarity.

Figure 1c illustrates the control effected on the Tx path 270 during Transmit Mode and the control effected on the Rx Path 280 during Receive Mode.

The Transmit path 270 includes Pulse Shaping Circuitry 272 which receives an input from port 266 of switching circuitry 260 in the Transmit Mode and

otherwise does not receive an input. The output of the Pulse Shaping Circuitry 272 is provided as an input to Modulation Circuitry 274 which provides the modulated signal to Power Amplifier 276 for amplification and subsequent transmission via an antenna. The power Amplifier 276 has a control input by which the amplifier gain may be forced to ramp up or ramp down. This control input is connected to port 267 of the switching circuitry 260. The power amplifier can therefore be switched on or off.

The Receive Path 280 includes Frequency Down Conversion Circuitry 286 which receives an input from the antenna in the Receive Mode. The circuitry 286 converts the received signal to a lower frequency and provides it to Demodulation Circuitry 284. The demodulated signal is provided to DC estimation circuitry 282. The amplitude decided data output by DC Estimation circuitry 282 is supplied to the port 268 of the switching circuitry 260. The DC Estimation Circuitry 282 has a control input connected to the port 269 of switching circuitry 260. The signals provided at the control input determine whether the DC Estimation operates in a fast mode or a slow mode.

Operational Modes

In the Transmit Mode, as illustrated in Figure 2b, RFBUS1 and RFBUS2 are driven by BB circuitry 100. RFBUS1 supplies digital data for transmission <TXDATA> from BB circuitry 100 to RF circuitry 200 via pin 40. Logic levels are used and pulse shaping is done completely in RF circuitry 200. RFBUS2 controls the timing of powering up the Power Amplifier (PA) in the RF circuitry 200 using control signal <PAON>. When RFBUS2=<PAON>=HIGH the Power Amplifier is on when RFBUS2=<PAON>=LOW the Power Amplifier is off. The switching on and off of the Power Amplifier is "time critical" as it must be controlled over time scales of less than 1 bit duration (1 μ s for Bluetooth Specification 1.0).

30

In Receive Mode, as illustrated in Figure 2c, RFBUS1 is driven by RF circuitry 200 and RFBUS2 driven by BB circuitry 100. RFBUS1 supplies received data <RXDATA> to the BB circuitry 100 via pin 40. RFBUS2 controls DC estimation in RF circuitry 200 via pin 42. The switching of DC estimation is 'time critical' as it occurs on a time scale of less than 1 slot duration. <DCTRACK>=LOW cause use of a fast acquisition of a DC estimate which is typically used at the start of a received packet and <DCTRACK>=HIGH controls use of a slower DC estimation which is typically used for the remainder of the packet. The change of DC estimation is 'time critical' as it must be controlled over time scales of less than 1 bit duration (1 μ s for Bluetooth Specification 1.0).

The Control Mode is the neutral mode entered when neither the Transmit Mode or Receive Mode are active. It is entered when SleepX is LOW or via a control word on DBUS. In this mode, as illustrated in Figure 2a, RFBUS1 and RFBUS2 are driven by BB circuitry 100: RFBUS2 does not have an assigned functionality; RFBUS1= <ClkOn>. When RFBUS1=<ClkOn>=HIGH, AND gate 234 switches ON the Reference Oscillator 250 and the Power Supply Regulation Circuitry 240. When RFBUS1=<ClkOn>=LOW, AND gate 234 switches OFF the Reference Oscillator 250 and the Power Supply Regulation Circuitry 240 into standby. The RF circuitry is placed in a low power mode. There is no activity on DBUS and RFBUS and BBClk is switched off.

It will therefore be appreciated that the RFBUS is used for different purposes during different operational modes of the system, as illustrated in Figures 2a, 2b, and 2c and Table 2.

The operation of a LPRF device is described in detail in UK Patent Application No 9820859.8 , the contents of which are hereby incorporated by reference. In particular Figure 4 shows LPRF RF components of a transceiver (Tx, Rx

and Frequency control), connected to baseband components (the remaining elements in the Figure).

In the preceding described embodiment, the receive path 280 was partitioned so that the DC Estimation circuitry 282 was in the RF Circuitry 200. This results in RFBUS1, during the receive mode, transferring RxData from the RF Circuitry 200 to the BB circuitry 100 across interface 10 and RFBUS2 transferring a control signal, DcTrack, from the BB circuitry 100 to RF Circuitry 200 across interface 10. This partitioning of the receive path is not essential.

In a second contemplated embodiment, the DC Estimation circuitry 282 is located within the baseband circuitry 100. This results in RFBUS2 having a different directional flow than described above in the receive mode. In the second embodiment, the DcTrack signal is wholly within the baseband circuitry 100 and is not provided at the interface 10. The analog output of the demodulator 284 is converted to a digital signal for example by a sigma-delta converter whose outputs are mapped to RFBUS1 and RFBUS2. Consequently, in this embodiment, data flows on both RFBUS1 and RFBUS2 from the RF circuitry 200 to the baseband circuitry 100 via interface 10 during the receive mode.

It is further contemplated that RF circuitry as described in the first embodiment may have additional circuitry which allows its functionality to be changed to operate in accordance with the second embodiment.

It is further contemplated that BB circuitry as described in the first embodiment may have additional circuitry which allows its functionality to be changed to operate in accordance with the second embodiment.

15

The present invention includes any novel feature or combination of features disclosed herein either explicitly or implicitly or any generalization thereof.

In view of the foregoing description it will be evident to a person skilled in the art that various modifications may be made to the foregoing description without departing from the scope of the invention.

05-JUL-01 (THU) 09:18
FAX:01252865080
P. 027

7/PR 75

Interface

5 The present invention relates to an interface between base band circuitry and radio frequency transceiver circuitry, particularly circuitry operating in accordance with the Bluetooth Low Power Radio Frequency Specification. It additionally relates to devices having such an interface and either type of circuitry.

10 Low power radio frequency systems allow communication between devices over short distances typically ten's of meters. The devices must each be capable of receiving and transmitting according to the system's protocol.

15 One low power radio frequency system is the Bluetooth system. This system is designed to replace connecting wires and cables with wireless connectivity. For one device to communicate with another device, no wires connecting them will be necessary. Instead, each device will host a transceiver. A transceiver has a baseband part and an RF part. The host itself may have
20 processing circuitry which is capable of doing the base band processing and that host will only require RF transceiver circuitry to be correctly connected to that processing circuitry.

It would be desirable to create RF transceiver circuitry that can be connected
25 to many different hosts to provide the hosts with wireless connectivity.

It would be desirable to standardize the interface at which the connection between the base band circuitry and the transceiver circuitry is made making it vendor and platform independent.

It would be desirable to have a simple interface between the baseband part and the radio frequency part and in particular to have a reduced number of pins in the interface. A reduced number of pins provides the advantages of reduced chip area and reduced power consumption due to less toggling of pins.

According to one aspect of the present invention there is provided a device as claimed in claim 1.

10 According to another aspect of the invention there is provided transceiver circuitry as claimed in claim 21.

According to further aspects of the invention there is provided a method according to any one of claims 25 and 26.

15 According to a still further aspect of the invention there is provided an interface as claimed in claim 27.

Embodiments of the present invention therefore provide an interface with a low pin count and attendant low power consumption.

The low pin count arises out of: the burst mode controller and the microcontroller both using the DBus; the burst mode controller using the DBus for different tasks and the function of the RFBus being dependent upon the operational mode.

25 The burst mode controller controls time critical tasks in the RF circuitry using the DBus and RFBus. The DBus is used to control time critical configurations. The RFBus is used to transfer data and, in the transmit mode, to control the power amplifier.

For a better understanding of the present invention and to understand how the same may be brought into effect reference will now be made, by way of example only, to the accompanying tables and figures in which:

- 5 Table 1 illustrates the signals provided at the interface between Baseband (BB) circuitry and Radio Frequency (RF) circuitry;
Table 2 illustrates the effect of operational modes on the signals provided at the interface via RFBUS;
Figure 1a illustrates the BB side of the RF-BB interface;
- 10 Figure 1b illustrates the RF side of the RF-BB interface;
Figure 1c is a schematic illustration of a LPRF transceiver illustrating the functionality of RFBUS;
Figure 2a illustrates how RFBUS is configured and how the RF chip responds in the control mode;
- 15 Figure 2b illustrates how RFBUS is configured and how the RF chip responds in the transmit mode;
Figure 2c illustrates how RFBUS is configured and how the RF chip responds in the receive mode;
Figure 3 illustrates how the DBUS may control devices in addition to an LPRF
- 20 RF chip having RF circuitry;
Figure 4a illustrates Write Access on DBUS;
Figure 4b illustrates Read Access on DBUS.

Figure 1a illustrates baseband (BB) circuitry 100 having an interface 10. The
25 interface is connected or connectable to a similar corresponding interface 10 of radio frequency (RF) circuitry 200 illustrated in Figure 1b.

The interface 10 has seven pins. The pins 20, 22 and 24 are assigned to the bus of control signals DBUS 12 and respectively transfer the signals DBUSda,
30 DBUSenX and DBUSclk. The pin 30 is assigned to the sleep control signal

4

SleepX 14 . The pins 40, 42 and 44 are assigned to the bus of data signals RFBus 16 and respectively transfer the signals RFBus1, RFBus2 and BBCLK. The pins of the interface 10 in the BB circuitry connect or are connectable to corresponding pins of the interface 10 of the RF circuitry 200.

5

The DBus 12 has three signal lines associated with the pins 20, 22 and 24. A bi-directional signal line for transferring data signal DBusDa either from BB circuitry 100 to RF circuitry 200 or from RF circuitry 200 to BB circuitry 100, via pin 20. A unidirectional signal line for transferring an enable signal DBusEnX from the BB circuitry 100 to RF circuitry 200, via pin 22. A unidirectional signal line for transferring a clock signal DBusClk from the BB circuitry 100 to RF circuitry 200, via pin 24.

The RFBus 16 has three signal lines associated with the pins 40, 42 and 44. A bi-directional signal line for transferring signal RFBus1 via pin 40. A unidirectional signal line for transferring a clock signal BBCLK from the RF circuitry 200 to BB circuitry 100 via pin 44. A unidirectional signal line for transferring signal RFBus2 from BB circuitry 100 to RF circuitry 200 via pin 42.

SleepX 14 is a unidirectional signal line for transferring from the BB circuitry 100 a signal SleepX for controlling power-down in the RF circuitry 200.

Table 1 illustrates the signals provided at the interface 10 and identifies each one of the interface signals by their associated interface pin, their name, their direction and their function.

DBus

DBus 12 is a serial I/O Data Bus. It is a Clock, Data, Enable serial interface. It is not dedicated purely to the interface 10 between the RF circuitry 200 and the BB circuitry 200. Figure 3, illustrates the situation in which the BB circuitry

100 is integrated into another host system. The BB circuitry 100 is the DBus Master. In this example the host system is a radio telephone 300, but it could be a computer or personal digital assistant (PDA). The DBus 12 communicates with DBus Slaves. One DBus Slave is the RF circuitry 200 which is connected to DBus via the interface 10. Other slaves communicated with are in the example illustrated Power Supply Management Circuitry 310 and RF Modulator Circuitry 320 for the GSM protocol.

The DBus (DBusDa, DBusEnX and DBusClk) is used to control the RF circuitry and other devices as illustrated in Figure 4. The DBus writes control data to and reads control data from registers in the RF circuitry 200. The registers written to may include a register which controls the frequency at which the RF chip transmits or receives, a register which controls the power at which the RF chip transmits and registers which identify whether the RF chip is in the control, transmit or receive mode. The registers read from may include a register containing RSSI information. Thus the DBus may control the operation of the RF circuitry, for example, controlling the transition from receiving to transmitting.

The BB circuitry 100 controls access to the DBus. The BB circuitry precedes transferred data words with a device address, a Read/Write (R/W) identification bit and a register address. Each device address is 3 bits long allowing for 8 devices (the RF circuitry 200 and 7 others) to be accessed. The R/W bit when LOW indicates the BB circuitry is to write to the addressed register and when HIGH indicates that the BB circuitry is to read from the addressed register. The register address is 5 bits long allowing 32 registers to be addressed. The data words may be of variable length and may have a practical limit of 32 bits. Data words of 16 bits are preferred for transfer to/from the RF circuitry 200.

Address bits and R/W bit are verified before latching data to permit bus sharing with devices which are used concurrently to RF circuitry 200.

- Access via DBus is enabled by taking DBusEnX LOW half a clock cycle before the first positive clock edge of DBusClk. At the first rising edge of DBusClk the MSB of the device address will be clocked from DBusDa into the DBus Slave.

- A write access is illustrated in Figure 4b. To write to RF circuitry 200 the DBus Master circuitry 100 places data onto DBusDa at the falling edge of DBusClk. The DBus Slave 200 having verified that it is addressed takes data from DBusDa on each of the rising edges of DBusClk. The DBus Master 100 changes the state of data at the falling edge of each clock pulse of DBusClk. Following the 8 address bits and R/W bit, data bits are sent with the same timing as the address bits. Following the last data bit the enable line DBusEnX is taken HIGH. The clock then pulses one more pulse and is then held LOW for a minimum of one cycle before a new access may be started. The enable DBusEnX is therefore held HIGH for a minimum of two cycles.

- A read access is illustrated in Figure 4a. The DBus Slave when being read from, places data onto DBusDa on each of the rising edges of DBusClk. The data is read from DBusDa by the DBus Master 100 on each of the falling edge of DBusClk. During a read access the addressed device generates data on the DBus to be read by the controlling device. Following the 8 address bits and R/W bit there is a turn around bit which lasts for half a clock cycle and has the effect of realigning the DBus timing such that the addressed device will load bits onto the DBus upon the rising edge of the DBusClk. The bits are read at the DBus Master 100 on the falling edges of the DBusClk. Following the last data bit the DBusClk is disabled for at least one clock cycle before the next access. The data word length is not fixed. The DBus Master 100 controls

DBusEnX. The number of data bits and the data word length is fixed for a certain address by convention.

RFBus

- 5 The interface 10 has a dedicated pin for signal RFBus1, a dedicated pin for signal RFBus2; and a dedicated pin for clock signal BBClk (13MHz), used to synchronize data transferred via RFBus. BBClk may also be used for clocking logic of BB circuitry 100. BBClk is generated by RF circuitry 200 at 13MHz for symbol rate of 1Mbaud @ 13 fold oversampling.

10

The RFBus 16 is multifunctional. RFBus is used for transferring received data from the RF circuitry 200 to the BB circuitry 100, transferring data for transmission from the BB circuitry 100 to the RF circuitry 200 and transferring control data between the BB circuitry 100 and RF circuitry 200. The ability of
15 the RFBus to transfer control data is used for different purposes depending upon the operational mode of the system.

- RFBus 1 is bi-directional. In a Transmit mode the RFBus 1 provides data to the RF circuitry 200 for transmission. In a Receive Mode RFBus 2 receives
20 data from the RF circuitry 200. Although in the examples given a single data signal RFBus1 is illustrated a plurality of such data signals may be used to increase bandwidth.

- RFBus 2 is used to control time critical tasks in the RF circuitry 200. Time
25 critical tasks are tasks which need to be effected on a time scale of less than 1 bit width (1 μ s in Bluetooth). RFBus2 is fast (13 MHz) at transmitting control signals from the BB circuitry 100 to the RF circuitry 200. In the Transmit mode, RFBus2 is used to control the timing of the Power Amplifier. In the Receive Mode RFBus 2 is used to control the timing of the DC estimator
30 changing from a fast data acquisition mode to a slower data acquisition mode.

The operational mode of the system is determined by the BB circuitry 100. The BB circuitry indicates a change of mode to the RF circuitry 200 via DBus. The modes include Transmit Mode, Receive Mode and Control Mode.

5

Interface of BB circuitry

The BB circuitry illustrated in Figure 1a has the interface 10 previously described, it additionally has a Serial Control Interface 110, a Burst Mode Controller (BMC) including a Timing Control Unit 130, a microcontroller 140, a sleep mode controller 150 and clock distribution circuitry (CDC) 160. The
10 Serial Control Interface 110 provides DBus at pins 20, 22 and 24. The Burst Mode Controller 120 provides RFBUS1 at pin 40 and RFBUS2 at pin 42. The Sleep Mode Controller provides SleepX at pin 30. The Clock Distribution Circuitry 160 is connected to pin 44 of interface 10 and receives BBClk from
15 the RF circuitry 200.

The CDC 160 provides clock signals derived from BBClk to the BMC 120, the microcontroller 140 and the Serial Control Interface 110.

20 The Serial Control Interface 110 is controlled to produce DBus by either the microcontroller 140 or the Burst Mode Controller 120. The Burst Mode Controller controls DBus when time critical configurations to RF circuitry 200 are made. Whether the microcontroller 140 or the BMC 120 controls the content of DBus is determined by a switch signal 142 provided by the
25 microcontroller 140 to the Serial Control Interface 110. The BMC 120 provides Data information 122, address information 124 and R/W information 126 to the Serial Control Interface 110 which places this information in the correct serial format on DBusDa. The clock signal DBusClk (13MHz) is received from Clock Distribution Circuitry. The timing of the transitions in the

Enable signal DBusEnX are controlled by a Trigger signal 132 provided by the Timing Control Unit 130 in the BMC 120.

- 5 The Burst Mode Controller 120 controls the content of RFBus1 and RFBus2 and may additionally control the content of DBus. It directly provides RFBus2 to pin 42 and provides RFBus1 to pin 40 in the Transmit Mode and receives RFBus1 from pin 40 in the Receive Mode.

- 10 The microcontroller may access the DBus and hence the RF circuitry via the Serial Control Interface. When the DBus is controlled by the microcontroller no time critical tasks can be controlled via the DBus. This configuration is used in the boot phase or for RSSI measurement. When the BMC 120 controls the DBus, it is possible to control time critical tasks via the DBus. The ability of the BMC 120 to control time critical tasks via the DBus depends upon the resolution of the trigger signal 132 which is at least $1\mu\text{s}$. The control signals sent by the BMC 120 via RFBus2 may have an even higher resolution if they are directly clocked by BBClk @ 13MHz.

Interface of RF circuitry

- 20 Fig 1b illustrates the RF circuitry 200 which has an interface 10. The interface has pins 20, 22 and 24 dedicated respectively to DBusDa, DBusEnX and DBusClk, pin 30 dedicated to SleepX and pins 40, 42 and 44 respectively dedicated to RFBus1, RFBus2 and BBClk. The RF circuitry 200 includes a Control Interface 210; a register set 220 illustratively including registers 222, 224 and 226; decoding circuitry 230; a NOT gate 232; a two input AND gate 234; a three input OR gate 236; power-supply regulator circuitry 240; a reference oscillator 250; switching circuitry 260; Transmission Path 270 and Reception Path 280.

The Control Interface 210 has an input interface 212 connected to DBus and a input 214 for receiving Sleep X. It has an output 216 for supplying a mode control signal to the input of decoding circuitry 230 and to the control input 262 of the switching circuitry 260 and an interface 218 for accessing the set of registers 220. The Control Interface 210 receives DBus and performs the appropriate action which may involve writing to a register or reading from a register and changing the mode of operation of the RF circuitry 200. By writing to appropriate registers the Control Interface 210 may control the operational mode of the RF circuitry 200, control the synthesizer frequency in the Tx or Rx path, control whether the RF circuitry should receive or transmit, and control the power at which the Tx path 270 should transmit. By reading from appropriate registers information concerning received signal quality such as RSSI can sent by the Control Interface 210 to the BB circuitry 100. For simplicity of illustration the operative connections of the Rx Path 280 and Tx Path 210 to the register set 220 are not shown. A two bit signal is provided at the output 216 indicating the operational mode- [10] indicates Receive Mode, [01] indicates Transmit Mode and [11] indicates Control Mode.

The switching circuitry 260 has an input 262 connected to output 216 of the Control Interface 210, a single primary interface and three secondary interfaces. The primary interface has one port connected to pin 40 to transfer RFBUS1 and another port connected to pin 42 to transfer RFBUS2. One of the secondary interfaces is connected at any one time to the primary interface in dependence on the signal received at the input 262. When the signal at input 262 indicates Control Mode a port 264 of a first one of the secondary interfaces is connected to pin 40 via the switching circuitry 260. The port 264 is connected to one input of the AND gate 234. When the signal at input 262 indicates Transmit Mode a port 266 of a different one of the secondary interfaces is connected to pin 40 via the switching circuitry 260 and the other port 267 of that secondary interface is connected to pin 42 via the switching

circuitry 260. When the signal at input 262 indicates Receive Mode a port 268 of another of the secondary interfaces is connected to pin 40 via the switching circuitry 260 and the other port 269 of that secondary interface is connected to pin 42 via the switching circuitry 260. The ports 266 and 267 and 268 and 269 are connected to the Tx Path 270 and Rx Path 280 respectively as further illustrated in Figure 1c.

The decoding circuitry 230 has a 2 bit wide input connected to the output 216 of the Control Interface 210 and provides its output to one input of AND gate 234 and, via NOT gate 232, to one input of OR gate 236. The decoding circuitry 230 produces a HIGH output when the signal received at its input identifies the Control Mode and a LOW signal otherwise.

The OR gate receives one input via the NOT gate 232 as described, another input from the pin 30 which receives SleepX and a final input from the output of AND gate 234. The output of the OR gate 236 is provided as a standby control signal to the Power-Supply Regulation Circuitry 240 and to the Reference Oscillator 250. A LOW output from the OR gate 236 places Power-Supply Regulation Circuitry 240 into a low power consumption standby state and switches the Reference Oscillator 250 off.

The Reference Oscillator 250 provides its output to the pin 44. It's output is also used elsewhere within the RF circuitry, but this is not illustrated for purposes of clarity.

Figure 1c illustrates the control effected on the Tx path 270 during Transmit Mode and the control effected on the Rx Path 280 during Receive Mode.

The Transmit path 270 includes Pulse Shaping Circuitry 272 which receives an input from port 266 of switching circuitry 260 in the Transmit Mode and

otherwise does not receive an input. The output of the Pulse Shaping Circuitry 272 is provided as an input to Modulation Circuitry 274 which provides the modulated signal to Power Amplifier 276 for amplification and subsequent transmission via an antenna. The power Amplifier 276 has a control input by which the amplifier gain may be forced to ramp up or ramp down. This control input is connected to port 267 of the switching circuitry 260. The power amplifier can therefore be switched on or off.

The Receive Path 280 includes Frequency Down Conversion Circuitry 286 which receives an input from the antenna in the Receive Mode. The circuitry 286 converts the received signal to a lower frequency and provides it to Demodulation Circuitry 284. The demodulated signal is provided to DC estimation circuitry 282. The amplitude decided data output by DC Estimation circuitry 282 is supplied to the port 268 of the switching circuitry 260. The DC Estimation Circuitry 282 has a control input connected to the port 269 of switching circuitry 260. The signals provided at the control input determine whether the DC Estimation operates in a fast mode or a slow mode.

Operational Modes

In the Transmit Mode, as illustrated in Figure 2b, RFBUS1 and RFBUS2 are driven by BB circuitry 100. RFBUS1 supplies digital data for transmission <TXDATA> from BB circuitry 100 to RF circuitry 200 via pin 40. Logic levels are used and pulse shaping is done completely in RF circuitry 200. RFBUS2 controls the timing of powering up the Power Amplifier (PA) in the RF circuitry 200 using control signal <PAON>. When RFBUS2=<PAON>=HIGH the Power Amplifier is on when RFBUS2=<PAON>=LOW the Power Amplifier is off. The switching on and off of the Power Amplifier is 'time critical' as it must be controlled over time scales of less than 1 bit duration (1 μ s for Bluetooth Specification 1.0).

In Receive Mode, as illustrated in Figure 2c, RFBUS1 is driven by RF circuitry 200 and RFBUS2 driven by BB circuitry 100. RFBUS1 supplies received data <RXDATA> to the BB circuitry 100 via pin 40. RFBUS2 controls DC estimation in RF circuitry 200 via pin 42. The switching of DC estimation is 'time critical' as it occurs on a time scale of less than 1 slot duration. <DCTrack>=LOW cause use of a fast acquisition of a DC estimate which is typically used at the start of a received packet and <DCTrack>=HIGH controls use of a slower DC estimation which is typically used for the remainder of the packet. The change of DC estimation is 'time critical' as it must be controlled over time scales of less than 1 bit duration (1 μ s for Bluetooth Specification 1.0).

The Control Mode is the neutral mode entered when neither the Transmit Mode or Receive Mode are active. It is entered when SleepX is LOW or via a control word on DBUS. In this mode, as illustrated in Figure 2a, RFBUS1 and RFBUS2 are driven by BB circuitry 100: RFBUS2 does not have an assigned functionality; RFBUS1= <ClkOn>. When RFBUS1=<ClkOn>=HIGH, AND gate 234 switches ON the Reference Oscillator 250 and the Power Supply Regulation Circuitry 240. When RFBUS1=<ClkOn>=LOW, AND gate 234 switches OFF the Reference Oscillator 250 and the Power Supply Regulation Circuitry 240 into standby. The RF circuitry is placed in a low power mode. There is no activity on DBUS and RFBUS and BBCLK is switched off.

It will therefore be appreciated that the RFBUS is used for different purposes during different operational modes of the system, as illustrated in Figures 2a, 2b, and 2c and Table 2.

The operation of a LPRF device is described in detail in UK Patent Application No 9820859.8 , the contents of which are hereby incorporated by reference. In particular Figure 4 shows LPRF RF components of a transceiver (Tx, Rx

and Frequency control), connected to baseband components (the remaining elements in the Figure).

5 In the preceding described embodiment, the receive path 280 was partitioned so that the DC Estimation circuitry 282 was in the RF Circuitry 200. This results in RFBus1, during the receive mode, transferring RxData from the RF Circuitry 200 to the BB circuitry 100 across interface 10 and RFBus2 transferring a control signal, DcTrack, from the BB circuitry 100 to RF Circuitry 200 across interface 10. This partitioning of the receive path is not essential.

10

In a second contemplated embodiment, the DC Estimation circuitry 282 is located within the baseband circuitry 100. This results in RFBus2 having a different directional flow than described above in the receive mode. In the second embodiment, the DcTrack signal is wholly within the baseband circuitry 100 and is not provided at the interface 10. The analog output of the demodulator 284 is converted to a digital signal for example by a sigma-delta converter whose outputs are mapped to RFBus1 and RFBus2. Consequently, in this embodiment, data flows on both RFBus1 and RFBus2 from the RF circuitry 200 to the baseband circuitry 100 via interface 10 during the receive mode.

20

It is further contemplated that RF circuitry as described in the first embodiment may have additional circuitry which allows its functionality to be changed to operate in accordance with the second embodiment.

25

It is further contemplated that BB circuitry as described in the first embodiment may have additional circuitry which allows its functionality to be changed to operate in accordance with the second embodiment.

15

The present invention includes any novel feature or combination of features disclosed herein either explicitly or implicitly or any generalization thereof.

In view of the foregoing description it will be evident to a person skilled in the art that various modifications may be made to the foregoing description
5 without departing from the scope of the invention.

Claims

1. A device having an interface for controlling RF transceiver circuitry, the
5 interface having:
a plurality of connectors for controlling the RF transceiver circuitry including
providing control information for changing the mode of operation of the
transceiver, said modes including a transmit mode and a receive mode;
at least first and second further connectors wherein in a first mode, one of
10 said first and second connectors supplies data to the transceiver and the
other is operable to perform a first function and wherein, in the second mode,
one of said first and second connectors receives data from said RF module
and the other is operable to perform a second different function.
- 15 2. A device as claimed in claim 1 wherein said first function is the provision of
a first control signal to the transceiver
3. A device as claimed in claim 2 wherein the first control signal is a time
critical control signal.
- 20 4. A device as claimed in any preceding claim wherein the first function is
controlling the power amplifier of the transmitter portion of the transceiver.
5. A device as claimed in any preceding claim wherein said second function
25 is the provision of a second control signal to the transceiver.
6. A device as claimed in claim 5 wherein the second control signal is a time
critical control signal.

17

7. A device as claimed in any preceding claim wherein the second function is controlling dc estimation of the data received by the receiving portion of the transceiver.

5

8. A device as claimed in any one of claims 1 to 4 wherein said second function is the reception of data from the transceiver

9. A device as claimed in any preceding claim wherein the first connector is
10 bi-directional and supplies data in the first mode and receives data in the second mode.

10. A device as claimed in any preceding claim wherein predetermined time critical control signals are not provided via said plurality of connectors.

15

11. A device as claimed in any preceding claim wherein the first mode is a transmit mode for the transceiver.

12. A device as claimed in any preceding claim wherein the second mode is a
20 receive mode of the transceiver.

13. A device as claimed in any preceding claim wherein the plurality of connectors includes a connector for transferring data to and from the device, a connector for providing, an enable signal from the device and a connector
25 for providing a clock signal from the device.

14. A device as claimed in any preceding claim wherein the plurality of connectors are used to read from and write to registers in the transceiver

18

15. A device as claimed in any preceding claim wherein the plurality of connectors is a serial interface having at least one connector via which data is transmitted serially, said data including a device address, a bit indicating whether data is for writing or is to be read, a local address and a variable data
5 portion.

16. A device as claimed in any preceding claim, further comprising first control circuitry and a processor, wherein the first control circuitry is arranged to
10 control the RF circuitry via the plurality of connectors and/or the first and second further connectors and the processor is arranged to control the RF circuitry only via the plurality of connectors.

17. A device as claimed in claim 15 wherein the data portion may have a
15 length varying between 1 and 32 bits.

18. A device as claimed in any preceding claim wherein the plurality of connectors are coupled to at least one other device.

20 19. A device as claimed in any preceding claim further comprising a connector for receiving a clock signal from the transceiver.

20. A device as claimed in any preceding claim having a third connector (SleepX) for powering down components of the transceiver.
25

21. Transceiver circuitry having an interface for connection to a device having baseband circuitry, the interface having:
a plurality of connectors for providing control information for changing the mode of operation of the transceiver, said modes including a transmit mode
30 and a receive mode;

at least first and second connectors wherein in a first mode, data is received at one of said first and second connectors and the other performs a first function and wherein, in the second mode, data is provided at one of said first and second connectors for transfer to the device and the other performs a second function different to the first.

22. Transceiver circuitry as claimed in claim 21 having a power amplifier, wherein the first function is the reception of a first control signal for controlling the power amplifier.

23. Transceiver circuitry as claimed in claim 21 or 22 having DC estimation circuitry wherein the second function is the reception of a second different control signal for controlling the dc estimation circuitry.

24. Transceiver circuitry as claimed in claim 21 or 22 wherein the second function is the provision of received data.

25. A method of interfacing a device having baseband circuitry to transceiver circuitry, the device having means for controlling whether the transceiver is in a transmitting mode or a receiving mode and first and second connectors, comprising the steps of:

controlling the transceiver to enter the transmitting mode;

providing data from the device to the transceiver via the first connector; and

controlling the power amplifier in the transceiver via the second connector.

26. A method of interfacing a device having a baseband engine to a transceiver, the device having means for controlling whether the transceiver is in a transmitting mode or a receiving mode and first and second connectors, comprising the steps of:

controlling the transceiver to enter the receiving mode;

20

receiving data at the device from the transceiver via the first connector; and
controlling the dc estimation in the transceiver via the second connector.

27. An interface having connectors including a first connector arranged to
5 transfer a signal for controlling time critical functions and a second connector
arranged to transfer data, said time critical function being dependent upon
whether the second connector is receiving or providing data.

10

11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
22

TABLE 1:
SUMMARY OF THE INTERFACE SIGNALS

PIN	NAME	DIRECTION	FUNCTION
20	DBusDa	BIDIRECTIONAL	CONTROL INTERFACE: DATA
24	DBusClk	BB -> RF	CONTROL INTERFACE: CLOCK
22	DBusEnX	BB -> RF	CONTROL INTERFACE: ENABLE
40	RFBUS1	BIDIRECTIONAL	DATA INTERFACE: LINE 1
42	RFBUS2	BB -> RF	DATA INTERFACE: LINE 2
44	BBCLK	RF -> BB	DATA INTERFACE: CLOCK (e.g. 13 MHz)
30	SleepX	BB -> RF	SLEEP-MODE CONTROL & REST

TABLE 2:
OPERATING MODES AND THEIR INFLUENCE ON THE DATA INTERFACE

MODE NAME	FUNCTIONALITY OF RFBUS1	FUNCTIONALITY OF RFBUS2	DIRECTION OF RFBUS1	DIRECTION OF RFBUS2
CONTROL MODE	<CLKON>	0	BB → RF	BB → RF
TRANSMIT MODE	<TXDATA>	<PAON>	BB → RF	BB → RF
RECEIVE MODE	<RXDATA>	<DCTACK>	BB ← RF	BB → RF




FIG. 1a

3/7




FIG. 1b

09/880 232

4/7




FIG. 1c

IN Tx Mode - SWITCHES UP
IN Rx Mode - SWITCHES DOWN

5 / 7


CONTROL MODE OF RF TRANSCEIVER

FIG. 2a


TRANSMIT MODE OF RF TRANSCEIVER

FIG. 2b


RECEIVE MODE OF RF TRANSCEIVER

FIG. 2c




FIG. 3




FIG. 4a




FIG. 4b

Please type a plus sign (+) inside this box → ☐

PTO/SB/122 (11-96)
Approved for use through 6/30/99. OMB 0651-0035
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

889232
13 JUL 2001

CHANGE OF CORRESPONDENCE ADDRESS Application

Address to:
Assistant Commissioner for Patents
Washington, D.C. 20231

Application Number	367.40342X00
Filing Date	July 13, 2001
First Named Inventor	LINDLAR, et al
Group Art Unit	
Examiner Name	
Attorney Docket Number	367.40342X00

Please change the Correspondence Address for the above-identified application to:

☐ Customer Number 020457
Type Customer Number here



020457

PATENT TRADEMARK OFFICE

☐ Firm or
Individual Name

Address

Address

City

State

ZIP

Country

Telephone

Fax

This form cannot be used to change the data associated with a Customer Number. To change the data associated with an existing Customer Number use "Request for Customer Number Data Change" (PTO/SB/124).

I am the :

- ☐ Applicant.
- ☐ Assignee of record of the entire interest.
Certificate under 37 CFR 3.73(b) is enclosed.
- ☒ Attorney or agent of record.

Typed or
Printed Name

Donald E. Stout

Registration NO. 26,422

Signature

Date

July 13, 2001

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

DECLARATION AND POWER OF ATTORNEY - PATENT APPLICATION

As a below named inventor, I hereby declare: that my citizenship, residence and post office address are as stated below; that I verily believe I am the original, first and sole inventor (if only one is named below) or a joint inventor (if plural inventors are named below) of the invention entitled: Inteface

the specification of which ____ is attached hereto

____ was filed on 13 July 2001 as Application
Serial No. 09/889,232 and was amended on
_____.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above. I acknowledge the duty to disclose information which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations, §1.56(a). I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)			Priority Claimed
9900829.4	GB	15/01/1999	Yes
9928574.4	GB	03/12/1999	Yes
9928856.5	GB	07/12/1999	Yes
Number	Country	Day/Month/Year Filed	Yes / No

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations, §1.56(a) which occurred between the filing date of the prior application and the national or PCT international filing date of this application;

Application Serial No	Status-patented, pending or abandoned
-----------------------	---------------------------------------

I hereby appoint as principal attorneys: Donald R. Antonelli, Reg. No. 20,296; David T. Terry, Reg. No. 20,178; Melvin Kraus, Reg. No. 22,466; William I. Solomon, Reg. No. 28,565; Gregory E. Montone, Reg. No. 28,141; Ronald J. Shore, Reg. No. 28,577; Donald E. Stout, Reg. No. 26,422; Alan E. Schiavelli, Reg. No. 32,087; James N. Dresser, Reg. No. 22,973; Carl I. Brundidge, Reg. No. 29,621; and Paul J. Skwierawski, Reg. No. 32,173; to prosecute and transact all business in the Patent and Trademark Office connected with this application and any related United States and international applications.

Please Direct all Communications to:

Direct Telephone Calls To:

Antonelli, Terry, Stout & Kraus, LLP
Suite 1800
1300 North Seventeenth Street
Arlington, Virginia 22209

(703) 312-6600

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issuing thereon.

(Full Name)
Heribert Lindlar

(Signature)
Heribert Lindlar

Date: *24.10.01* | Inventor: Heribert Lindlar

Residence: Bochum Germany *DEX* | Citizenship: German

Post Office Address: Ratiborer Str. 37, D-44795 Bochum, Germany

(Full Name)
Markus Schetelig

(Signature)
M. Schetelig

Date: *24.10.01* | Inventor: Markus Schetelig

Residence: ~~Essen~~ Germany *DEX* | Citizenship: German

Post Office Address: Imbuschstr.54, D-45731 Waltrop, Germany

(Full Name)
Paul Burgess

(Signature)
P Burgess

Date: *24.10.01* | Inventor: Paul Burgess

Residence: Bochum, Germany *DEX* | Citizenship: Great Britain

Post Office Address: Harmoniestr. 4, D-44787 Bochum, Germany

(Full Name)
Olaf Joeressen

(Signature)


400
Date: 29.10.2001 | Inventor: Olaf Joeressen

Residence: Dusseldorf, Germany ☒ NEV | Citizenship: German

Post Office Address: Dechant-Faßbender-Str. 17, D-40670 Meerbusch, Germany

2001 10 29 14:00

United States Patent & Trademark Office
Office of Initial Patent Examination -- Scanning Division



Application deficiencies found during scanning:

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

☐ Page(s) _____ of _____ were not present
for scanning. (Document title)

Scanned copy is best available. SPECIFICATION page 1, TOP pages-
15, are have a Dark line
in the middle the pages